This repository implements a SystemVerilog SoC-style design that connects a minimal RISC-V control core, AXI4-style interconnects, AXI-accessible SRAM/register slaves, and a CPU-controlled DMA engine.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results